


# ISMVL 2015

May 18 – 20, 2015, University of Waterloo, Ontario, Canada

## Final Program



Sponsored by:



IEEE Computer Society



TC on Multiple-Valued Logic



University of Waterloo

### May 17, Sunday

	Post-Binary ULSI Workshop Workshop Chair: <i>H. Nakahara</i>	Multi Purpose Room (MPR) A, Federation Hall (FH)
17:00	ISMVL Welcome Reception	Foyer, FH

### May 18, Monday

08:00	ISMVL Registration Desk Open		Foyer, FH
08:45	Opening Symposium Chair: <i>V. Gaudet</i> and Program Chair: <i>G. Dueck</i>		Main Hall, FH
09:00	[Keynote Address I] Chair: <i>F. Manyà</i> <b>Algebras and Algorithms</b> <i>Matt Valeriote (McMaster University, Canada)</i>		Main Hall, FH
10:00	Coffee/Tea Break		Foyer, FH
	[Session 1A: Reversible Logic I] Chair: <i>M. Soeken</i>	MPR A, FH	[Session 1B: Algebra I] Chair: <i>M. Couceiro</i> MPR B, FH
10:30	<b>Reversible Logic Synthesis via Biconditional Binary Decision Diagrams</b> <i>A. Chattopadhyay, A. Littarru, L. Amarú, P.-E. Gaillardon, and G. De Micheli</i>		<b>Quotient Structures of Non-Commutative Residuated Lattices</b> <i>M. Kondo</i>
11:00	<b>Online Testing for Three Fault Models in Reversible Circuits</b> <i>M. A. Nashiry, G. G. Bhasker, and J. E. Rice</i>		<b>Cut-Down Operations on Bilattices</b> <i>T. M. Ferguson</i>
11:30	<b>An Efficient Reduction of Common Control Lines for Reversible Circuit Optimization</b> <i>A. Deb, R. Wille, R. Drechsler, and D. K. Das</i>		<b>Finding Hard Instances of Satisfiability in Łukasiewicz Logics</b> <i>M. Bofill, F. Manyà, A. Vidal, and M. Villaret</i>
12:00	Lunch (Symposium Subcommittee Meeting)		Main Hall, FH
	[Session 2A: Quantum Computing] Chair: <i>C. Moraga</i>	MPR A, FH	[Session 2B: Circuits over Galois Fields] Chair: <i>T. Waho</i> MPR B, FH
13:30	<b>Design of a Compact Ternary Parallel Adder/Subtractor Circuit in Quantum Computing</b> <i>N. J. Lisa and H. M. H. Babu</i>		<b>Formal Design of Galois-Field Arithmetic Circuits Based on Polynomial Ring Representation</b> <i>R. Ueno, N. Homma, Y. Sugawara, and T. Aoki</i>
14:00	<b>An Examination of the NCV- v1&gt; Quantum Library Based on Minimal Circuits</b> <i>A. A.-Abhari, R. Wille, R. Drechsler</i>		<b>System for Automatic Generation of Parallel Multipliers over Galois Fields</b> <i>Y. Sugawara, R. Ueno, N. Homma, and T. Aoki</i>
14:30	Coffee/Tea Break		Foyer, FH

May 18, Monday (continued)		
	<b>[Session 3A: Reversible Logic II]</b> Chair: <i>J. Rice</i> <b>MPR A, FH</b>	<b>[Session 3B: Algebra II]</b> Chair: <i>H. Machida</i> <b>MPR B, FH</b>
15:00	<b>Fredkin-Enabled Transformation-Based Reversible Logic Synthesis</b> <i>M. Soeken and A. Chattopadhyay</i>	<b>Standard Completeness for Uninorm-Based Logics</b> <i>P. Baldi and A. Ciabattoni</i>
15:30	<b>Single-Electron Transistor Based Implementation of NOT, Feynman, and Toffoli Gates</b> <i>M. H A Khan</i>	<b>Hereditarily Rigid Relations</b> <i>M. Couceiro, L. Haddad, M. Pouzet, and K. Schölzel</i>
16:00	<b>Dynamic Template Matching with Mixed-Polarity Toffoli Gates</b> <i>M. M. Rahman, M. Soeken, and G. W. Dueck</i>	<b>Valuations in Nilpotent Minimum Logic</b> <i>P. Codara and D. Valota</i>

May 19, Tuesday		
09:00	<b>[Keynote Address II]</b> Chair: <i>D. M. Miller</i> <b>Main Hall, FH</b> <b>Contextuality Supplies the Magic for Quantum Computation</b> <i>Mark Howard, Joel Wallman (University of Waterloo, Canada), Victor Veitch (University of Toronto, Canada), and Joseph Emerson (University of Waterloo, Canada)</i>	
10:00	Coffee/Tea Break <b>Foyer, FH</b>	
	<b>[Session 4A: Application-Specific Circuits]</b> Chair: <i>N. Homma</i> <b>MPR A, FH</b>	<b>[Session 4B: Data Mining]</b> Chair: <i>B. Steinbach</i> <b>MPR B, FH</b>
10:30	<b>An RNS FFT Circuit Using LUT Cascades Based on a Modulo EVMD</b> <i>H. Nakahara, T. Sasao, H. Nakanishi, and K. Iwai</i>	<b>A Novel Weighted Hierarchical Adaptive Voting Ensemble Machine Learning Method for Breast Cancer Detection</b> <i>C. Deng and M. Perkowski</i>
11:00	<b>Non-Binary Analog-to-Digital Converter Based on Amoeba-Inspired Neural Network</b> <i>U. Ishida, Y. Yamazaki, and T. Waho</i>	<b>Computation Time Reduction to Speed-up the Database Searching Process</b> <i>T. Bonny and B. Soudan</i>
11:30	<b>Early-Stage Operation-Skipping Scheme for Low-Power Stochastic Image Processors</b> <i>D. Katagiri, N. Onizawa, and T. Hanyu</i>	<b>Grading Evaluation Method in Character Drawing Study Support System</b> <i>R. Murakami and N. Muranaka</i>
12:00	Lunch, Excursion to Niagara Falls, and Banquet at Rockway Vineyards <b>Pick up outside Federation Hall</b>	

May 20, Wednesday		
09:00	<b>[Keynote Address III]</b> Chair: <i>T. Hanyu</i> <b>Main Hall, FH</b> <b>Novel VLSI Architectures for Real-World Intelligent Systems</b> <i>Michitaka Kameyama (Tohoku University, Japan)</i>	
10:00	Coffee/Tea Break <b>Foyer, FH</b>	
	<b>[Session 5A: Logic and Stateflow Models]</b> Chair: <i>T. Sasao</i> <b>MPR A, FH</b>	<b>[Session 5B: Memory Circuits]</b> Chair: <i>V. Gaudet</i> <b>MPR B, FH</b>
10:30	<b>Contribution to the Study of Ternary Functions with a Bent Reed-Muller Spectrum</b> <i>C. Moraga, M. Stanković, and R. S. Stanković</i>	<b>Write-Operation Frequency Reduction for Nonvolatile Logic LSI with a Short Break-Even Time</b> <i>T. Akutsu, M. Natsui, and T. Hanyu</i>
11:00	<b>Towards Fuzzy Partial Logic</b> <i>L. Běhounek and V. Novák</i>	<b>A Multi-Level Cell for STT-MRAM with Biaxial Magnetic Tunnel Junction</b> <i>A. Vatankhahghadim and A. Sheikholeslami</i>
11:30	<b>Using SPIN to Check Nondeterministic Simulink Stateflow Models</b> <i>C. Yamada and D. M. Miller</i>	
12:00	Lunch (Executive Subcommittee Meeting) <b>Main Hall, FH</b>	

May 20, Wednesday (continued)			
	<b>[Session 6A: Decision Diagrams]</b> Chair: <i>R. Wille</i>	<b>MPR A, FH</b>	<b>[Session 6B: Clones]</b> Chair: <i>L. Haddad</i>
			<b>MPR B, FH</b>
13:30	<b>A Reduction Method for the Number of Variables to Represent Index Generation Functions: s-Min Method</b> <i>T. Sasao</i>		<b>Bounded Bases of Strong Partial Clones</b> <i>V. Lagerkvist, M. Wahlström, and B. Zanuttini</i>
14:00	<b>Edge Reduction for EVMDDs to Speed Up Analysis of Multi-State Systems</b> <i>S. Nagayama, T. Sasao, J. T. Butler, M. A. Thornton, and T. W. Manikas</i>		<b>Clones of Pivotaly Decomposable Functions</b> <i>M. Couceiro and B. Teheux</i>
14:30	<b>Belief Network Support via Decision Diagrams</b> <i>S. C. Eastwood, S. N. Yanushkevich, and V. P. Shmerko</i>		<b>Lazy Clones and Essentially Minimal Groupoids</b> <i>H. Machida and T. Waldhauser</i>
15:00	<b>Using QMDD in Numerical Methods for Solving Linear Differential Equations via Walsh Functions</b> <i>R. S. Stanković and D. M. Miller</i>		<b>Some Classes of Centralizing Monoids on a Three-Element Set</b> <i>M. Goldstern, H. Machida, and I. G. Rosenberg</i>
15:30	Coffee/Tea Break		<b>Foyer, FH</b>
16:00	Plenary Session and Closing		<b>MPR A, FH</b>

May 21, Thursday	
Reed-Muller Workshop Workshop Chair: <i>D. M. Miller</i>	<b>Room 4106, Engineering 5 (E5)</b>

## Brief Map of Federation Hall (FH)

